|
| Wednesday, 22 August 2018, 11:33 JST | |
| |  | |
Source: Fujitsu Ltd | |
|
|
|
|
| Peak performance of over 2.7 TFLOPS to realize outstanding HPC and AI capabilities |
TOKYO, Aug 22, 2018 - (JCN Newswire) - Fujitsu today announced publication of specifications for the A64FX CPU to be featured in the post-K computer, a supercomputer being developed by Fujitsu and RIKEN as a successor to the K computer, which achieved the world's highest performance in 2011. The organizations are striving to achieve post-K application execution performance up to 100 times that of the K computer.
 | | Photo of the A64FX Package |
 | | A64FX Block Diagram |
 | | A64FX Specifications |
A64FX is the world's first CPU to adopt the Scalable Vector Extension (SVE), an extension of Armv8-A instruction set architecture for supercomputers. Building on over 60 years' worth of Fujitsu-developed microarchitecture, this chip offers peak performance of over 2.7 TFLOPS, demonstrating superior HPC and AI performance.
Fujitsu made the announcement at Hot Chips 30(1), an international symposium on high performance processors and related technologies held in Silicon Valley, California from August 19-21.
Post-K is the successor to the K computer which in 2011 achieved the highest ranking in the world on the TOP500 list of supercomputers around the world. Fujitsu and RIKEN are developing post-K, aiming for starting operation around 2021.
A64FX is the high-performance CPU that will be used in post-K. It offers a number of features, including broad utility supporting a wide range of applications, massive parallelization through the Tofu interconnect, low power consumption, and mainframe-class reliability. A64FX is the world's first CPU to adopt the SVE of Arm Limited's Armv8-A instruction set architecture, extended for supercomputers.
Fujitsu collaborated with Arm, contributing to the development of the SVE as a lead partner, and adopted the results in the A64FX. Fujitsu developed the microarchitecture of the A64FX by building on the technology of its previous supercomputers, mainframes, and UNIX servers. With hardware technology that draws out the high memory bandwidth of high performance stacked memory, the system can efficiently utilize the CPU's high functional computational processing units, enabling delivery of high application execution performance. The CPUs will be directly connected by the proprietary Tofu interconnect developed for the K computer, improving parallel performance. The system can provide a peak double precision (64 bit) floating point operations performance of over 2.7 TFLOPS, with a computational throughput twice that amount for single precision (32 bit), and four times that amount for half precision (16 bit). In other words, by using single precision or half precision operations, applications can get results even faster. Fujitsu has also enhanced computational performance for 16 bit and 8 bit integer operations. Accordingly, this CPU is suited for a wide range of fields such as big data and AI, not just for the computer simulations at which traditional supercomputers excel.
The Arm architecture is widely accepted by software developers and users, and by participating in the Arm community, Fujitsu can utilize its software resources, including open source software, while also contributing to the expansion of the Arm architecture ecosystem.
http://www.acnnewswire.com/topimg/Low_A64FXPackage.jpg
Photo of the A64FX Package
http://www.acnnewswire.com/topimg/Low_A64FXBlockDiagram.jpg
A64FX Block Diagram
A64FX Specifications
http://www.acnnewswire.com/topimg/Low_A64FXSpecifications.jpg
Future Plans
Through the development of post-K, which will be equipped with this CPU, Fujitsu will contribute to the resolution of social and scientific issues in such computer simulation fields as cutting-edge research, health and longevity, disaster prevention and mitigation, energy, as well as manufacturing, while enhancing industrial competitiveness and contributing to the creation of Society 5.0 by promoting applications in big data and AI fields.
(1) Hot Chips 30 A symposium held every year by the US Institute of Electrical and Electronics Engineers (IEEE).
(2) DGEMM A component in computational programs used for benchmarking. A subroutine that computes matrix multiplication.
(3) STREAM Triad A benchmark used as an indicator of memory access performance. It measures sustained memory bandwidth when the processor is accessing memory.
Contact:
Fujitsu Limited
Public and Investor Relations
Tel: +81-3-3215-5259
URL: www.fujitsu.com/global/news/contacts/
Topic: Press release summary
Source: Fujitsu Ltd
Sectors: Electronics, Cloud & Enterprise
https://www.acnnewswire.com
From the Asia Corporate News Network
Copyright © 2025 ACN Newswire. All rights reserved. A division of Asia Corporate News Network.
|
|
|
